We have developed a manufacturing-friendly spin-orbit torque magnetic random access memory (SOT-MRAM) technology in CMOS compatible 8-inch fab process. The proposed SOT-MRAM process technology resolves etching non-uniformity and reduction of high resistivity heavy-metal nanowire resistance issues. Besides, we present device size-dependent switching current threshold in the proposed SOT-MRAM cell structure. To realize the potential of our fabricated SOT-MRAM, wafer-level uniformity, cycling and temperature dependence SOT switching have been comprehensively investigated. Furthermore, the thermal stability factor ( ) was calculated from temperature-dependence SOT switching to fulfill the thermal stability criteria, i.e., >10 years of this emerging SOT-MRAM technology.
I. INTRODUCTION
The magnetic random access memory (MRAM) based on magnetic tunnel junction (MTJ) storage devices, which consists of two ferromagnetic layers separated by a magnetic insulating barrier layer has emerged as very promising candidate to replace the traditional CMOS-based memory technology [1] - [3] . In particular, the spin-transfer torque magnetic random access memory (STT-MRAM) has attracted great attention because of its CMOS compatibility, excellent nonvolatility, high writing and reading speed, and zero leakage power [4] - [9] . However, the major drawback of the STT-MRAM technology is related to its reliability issues, such as read disturbances, read and write errors, retention, and possible oxide breakdown due to the identical read/write access paths [10] - [12] . As we know, the STT-MRAM cell is a two-terminal device, the current flows through the tunnel barrier of the cell during both read and write access. Thus, the high write current density stresses the tunnel barrier and degrades its reliability during the write operation of the STT-MRAM cell [10] . The reliability of the STT-MRAM technology can be improved if the write current does not flow through the tunnel barrier.
To mitigate the reliability issues of STT-MRAM, the SOT-MRAM with separated read and write path is regarded as a possible solution, owing to advantageous device performance, higher programming efficiency and reliability, and the potentiality for nonvolatile cache memory applications in advanced computing systems [13] - [29] . Apart from the magnetic memory application, additional work has been done on SOT-based devices with interesting applications in telecommunications due to their frequency tuning capabilities [30] - [32] . The key advantage of threeterminal SOT-MRAM over two-terminal STT-MRAM is that read and write paths are separated which intrinsically solves the reliability and tunnel barrier degradation issues. Nevertheless, the SOT-MRAM technology suffers from etching stop uniformly on the nm-thick HM nanowire as well as high resistance of this HM nanowire issues based on the present process tools. In the previous work, we have developed an innovative etch-stop-on-MgO-barrier process and the Cu pads are placed outside of the MTJ and along the Ta heavy-metal nanowire to solve those issues [18] . Here, we present the full 8-inch wafer-level SOT-MRAM switching uniformity to realize the potential of this technology. Moreover, device size-dependent switching current threshold, cycling, and temperature-dependent SOT switching have been investigated comprehensively in the proposed SOT-MRAM cell structure.
II. EXPERIMENTS
A schematic diagram of the three-terminal SOT-MRAM bit cell structure is shown in Fig. 1(a) . The SOT-MRAM cell consisting of Ta/CoFeB/MgO/CoFeB/CoFe/Ru/CoFe/PtMn/ Ru/Ta multilayer film stacks were deposited by an ultra-high vacuum magnetron sputtering system on a thermally oxidized 8-inch Si substrate at room temperature (RT). A schematic view of the multilayer film stacks and corresponding crosssectional transmission electron microscopy (XTEM) image are shown in Figs. 1(b) and (c). The values in parentheses in Fig. 1 (b) refer to layer thicknesses expressed in nanometers. The thickness of the Cu pad layer which is attached to the Ta HM layer is ∼ 200 nm. The magnetic properties of the blanket multilayer film stacks prepared for SOT-MRAM devices were analyzed using a vibrating sample magnetometer (VSM) with a maximum field of 1.0 T at RT. The corresponding saturation magnetization and anisotropy field are 1.32×10 −3 emu/cm 2 and 0.44 T, respectively.
The purpose of the stop-on-MgO etching process and Cu pad which is attached to the Ta HM layer process technology can be found in [18] . Here, we have optimized four different sizes of the SOT-MRAM cells (namely D1 to D4) as listed in Table 1 . The width ( ) and length ( ) of the Ta HM layers used here are ∼0.98-0.80 µm and ∼1.71-1.08 µm, respectively. The major axis ( ) and minor axis ( ) length of the elliptic top-electrode (TE) and pinned-layer are ∼1.47-0.84 µm and ∼0.42-0.24 µm, respectively. Figure 2 (a) shows the typical resistance versus magnetic field (R-H) hysteresis loop obtained by sweeping an inplane external magnetic field. The resistance of the MTJ depends on the relative alignment of the magnetic moments of the free layer and pinned-layer. In the parallel (P) state or low resistance state (R P ), both free and pinned layers have the same magnetization direction. Whereas, in the antiparallel (AP) state or high resistance state (R AP ), both free and pinned layers have the opposite magnetiazation direction. The corresponding P and AP state resistances of the fabricated SOT-MRAM cell are R P = 56 k and R AP = 120 k , respectively. Consequently, the tunneling magnetoresistance (TMR) is ∼114%, which is comparable to the STT-MRAM devices with standard CoFeB/MgO/CoFeB MTJ structure [8] , [10] , whereas it is larger than the reported ∼50% in the SOT-MRAM devices [14] , [15] , [25] . All SOT-MRAM cells across the full 8-inch wafer were characterized in order to obtain the uniformity of the prepared SOT-MRAM cells. A histogram plot is presented to analyze the distribution of TMR which is shown in Fig. 2(b) , and the resistance of Ta HM nanowire, as shown in Fig. 2(c) . Within a wafer, more than 212 dies out of 272 dies are showing >100% TMR, providing excellent wafer-level uniformity. Almost all SOT cells are showing the Ta HM nanowire resistance lower than 500 , due to the innovative structure design. Figure 3 (a) presents the typical current-induced resistance vs current density (R-J) switching curves of SOT-MRAM cells with four different feature sizes. The current-induced magnetization switching was obtained by applying in-plane current into the HM/FL stack through Cu pads, as explained in Fig. 1(a) . In the R-J switching curves in Fig. 3(a) , a bipolar counter-clockwise hysteresis is observed between the low-resistance state (P state) and high-resistance state (AP state). It is noted that the SOT switching direction is opposite to the direction of the Oersted field induced from the write current in the Ta nanowire. Good wafer-level SOT switching uniformity is one of the most challenging issue to implement SOT-MRAM for real applications. To realize this, a statistical distribution of R P and R AP state resistances and corresponding switching current densities (J) are also analyzed to compare, as shown in Fig. 3 (b). Note that more than 50 cells were tested randomly for each cell sizes for comparison. An innovative SOT-MRAM cell process technology demonstrating the tight distribution of resistances and current densities. The mean value of R P (and R AP ) for SOT cells D1 to D4 are found to be 50 (106) Fig. 3 (c) . The switching current density is shown to be directly related to the memory cell size. Figure 4(a) shows the endurance test of largest (Cell D1) and smallest (Cell D4) SOT-MRAM cells. The resistance ratios, i.e., initial resistance (R I )/ final resistances (R F ) with continuing each cycle for device D4 is much more stable than device D1, which might be related to the existence of magnetic domains in such cells. Note that five randomly selected cells for both sizes were measured. Figure 4(b) shows the temperature accelerated testing for SOT cell D1 and D4. Initially memory devices were programmed to run P→AP and AP→P switching and checked both resistance R AP and R P states (i.e., R I ). The memory devices were baked at various temperatures: 150 • C, 200 • C, 220 • C, and 230 • C for 24 hours and checked the corresponding resistances (i.e., R F ) at each temperature. More than 35 cells for each states and each sizes were tested to compare statistically. Only two bits were flipped after 24 hours at 230 • C for cell D4. Although, no bit flip was observed at 220 • C for both cells, bit resistance of this device structure holds well over the bake cycle and only few bits show resistance drop, i.e., intermediate state (IM), as shown in Fig. 4(b) . Further study is required to understand the origin. The probability of switching at a particular current, similar to the STT switching [33] , can be expressed as:
III. RESULTS AND DISCUSSION
where t PW , τ 0 , , I, and I c0 are the current pulse-width, attempt frequency, thermal stability factor, applied current, and critical switching current respectively. Thus, extracted thermal stability factor based on (1) at τ 0 = 1 ns, ≈ 51 at RT for both SOT cells, which fulfills the thermal stability criteria, i.e., >10 years of the SOT-MRAM technology. Also, note that based on the extracted I c0 , the SOT efficiency of this device is estimated to be −0.084, which is fairly consistent with a previous report on Ta-based three-terminal devices [14] .
IV. CONCLUSION
In conclusion, we have developed a manufacturing-friendly SOT-MRAM technology in CMOS compatible 8-inch fab process, featuring an innovative etch-stop-on-MgO-barrier process and the Cu pads are placed outside of the MTJ and along the Ta nanowire. The SOT-MRAM cell structure enlarges the process window and the Cu pad serves to lower the cell write voltage. We obtained excellent TMR (>100%) uniformity and low HM-layer resistance value (<500 ) across the wafer. To realize the potential of SOT-MRAM, cell size, cycling, temperature, etc. dependence SOT switching have been comprehensively investigated. The switching current density drops from ±45.14 MA/cm 2 to ±30.05 MA/cm 2 with decreasing cell size. We have obtained better endurance properties for smallest SOT cells in comparison with largest SOT cells. The calculated thermal stability factor is ≈ 51 at RT of our fabricated SOT-MRAM cells, which satisfy the thermal stability criteria, i.e., >10 years for magnetic memory. 
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